您的位置:龙人科技解密中心 >> CPLD专题解密 >> Altera单片机解密 >> 龙人解密疑难IC——EP610PC

龙人解密疑难IC——EP610PC

[发布时间:10-11-12 来源:http://www.xpjm.net/ 发布者:admin 点击次数:]

  龙人提供ALTERA系列FPGA/CPLD芯片解密服务,我们长期承接各类疑难IC解密、单片机解密、专用芯片解密、DSP解密等项目合作,EP610PC解密是目前我们成功破解的PLD芯片型号,有EP1K100解密需求者请直接与我们联系:
  龙人芯片解密咨询电话:86-0755-83676393
  咨询QQ:496581979
  Email:
market1@pcblab.net
  · Complete device family with logic densities of 300 to 900 usable gates (see Table 1)
  ·  Device erasure and reprogramming with non-volatile EPROM configuration elements
  ·  Fast pin-to-pin logic delays as low as 10 ns and counter frequencies as high as 100 MHz
  ·  24 to 68 pins available in dual in-line package (DIP), plastic J-lead chip carrier (PLCC), pin-grid array (PGA), and small-outline integrated circuit (SOIC) packages
  ·  Programmable security bit for protection of proprietary designs
  ·  100% generically tested to provide 100% programming yield
  ·  Programmable registers providing D, T, JK, and SR flipflops with individual clear and clock controls
  ·  Software design support featuring the Altera ? MAX+PLUS ? II development system on Windows-based PCs, as well as Sun SPARCstation, HP 9000 Series 700/800, IBM RISC System/6000 workstations, and third-party development systems
  ·  Programming support with Altera’s Master Programming Unit (MPU); programming hardware from Data I/O, BP Microsystems, and other third-party programming vendors
  ·  Additional design entry and simulation support provided by EDIF, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest